Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

75

Voted

ASPDAC
2010
ACM

171views Hardware» more ASPDAC 2010»

Gate delay estimation in STA under dynamic power supply noise

15 years 1 months ago

Gate delay estimation in STA under dynamic power supply noise

Download www.asp-dac.itri.org.tw

Takaaki Okumura, Fumihiro Minami, Kenji Shimazaki,

Real-time Traffic

ASPDAC 2010 | Hardware |

claim paper

Related Content

» Path Delay Estimation using Power Supply Transient Signals A Comparative Study using Fouri...

» Decoupling capacitor planning with analytical delay model on RLC power grid

» Static Transition Probability Analysis Under Uncertainty

» Static Compaction of Delay Tests Considering Power Supply Noise

» Vectorless Analysis of Supply Noise Induced Delay Variation

» Power Supply Transient Signal Analysis Under Real Process and Test Hardware Models

» Noisetolerant XORbased conditional keeper for high fanin dynamic circuits

» Minimization of dynamic and static power through joint assignment of threshold voltages an...

» A Novel VariationTolerant Keeper Architecture for HighPerformance LowPower Wide FanIn Dyna...

Post Info
More Details (n/a)

Added	10 Feb 2011
Updated	10 Feb 2011
Type	Journal
Year	2010
Where	ASPDAC
Authors	Takaaki Okumura, Fumihiro Minami, Kenji Shimazaki, Kimihiko Kuwada, Masanori Hashimoto

Comments (0)