Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

72

Voted

FPL
2010
Springer

96views Hardware» more FPL 2010»

Test Compression for Dynamically Reconfigurable Processors

15 years 23 days ago

Test Compression for Dynamically Reconfigurable Processors

Download conferenze.dei.polimi.it

Hiroaki Inoue, Junya Yamada, Hideyuki Yoneda, Kats

Real-time Traffic

FPL 2010 | Hardware |

claim paper

Related Content

» Embedded Processor Based BuiltIn SelfTest and Diagnosis of Logic and Memory Resources in F...

» Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead

» Onchip ScanBased Test Strategy for a Dependable ManyCore Processor Using a NoC as a Test A...

» Performance Evaluation of an Adaptive FPGA for Network Applications

» QuasiStatic Scheduling of Reconfigurable Dataflow Graphs for DSP Systems

» A HighSpeed Asynchronous Decompression Circuit for Embedded Processors

» Scalable atomistic simulation algorithms for materials research

Post Info
More Details (n/a)

Added	11 Feb 2011
Updated	11 Feb 2011
Type	Journal
Year	2010
Where	FPL
Authors	Hiroaki Inoue, Junya Yamada, Hideyuki Yoneda, Katsumi Togawa, Koichiro Furuta

Comments (0)