Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

101

DAC
2005
ACM

102views Computer Architecture» more DAC 2005»

Floorplan-aware automated synthesis of bus-based communication architectures

16 years 4 months ago

Floorplan-aware automated synthesis of bus-based communication architectures

Download www.ics.uci.edu

Sudeep Pasricha, Nikil D. Dutt, Elaheh Bozorgzadeh

Real-time Traffic

Bus-based Communication Architectures | DAC 2005 | Design Automation |

claim paper

Related Content

» Communication latency aware low power NoC synthesis

» Synthesis of LowOverhead Interfaces for PowerEfficient Communication over Wide Buses

» Communication synthesis for distributed embedded systems

» Systemlevel powerperformance tradeoffs in bus matrix communication architecture synthesis

» Bridge Over Troubled Wrappers Automated Interface Synthesis

» Behavior and communication cooptimization for systems with sequential communication media

» Constraintdriven communication synthesis

» Synthesis of synchronous elastic architectures

» Low power gated bus synthesis using shortestpath Steiner graph for systemonchip communicat...

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2005
Where	DAC
Authors	Sudeep Pasricha, Nikil D. Dutt, Elaheh Bozorgzadeh, Mohamed Ben-Romdhane

Comments (0)