Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

49

Voted

DAC
2005
ACM

favoriteEmaildiscussreport

93views Computer Architecture» more DAC 2005»

Secure scan: a design-for-test architecture for crypto chips

15 years 10 months ago

Secure scan: a design-for-test architecture for crypto chips

Download www.inf.ethz.ch

Bo Yang, Kaijie Wu, Ramesh Karri

Real-time Traffic

Crypto Chips | DAC 2005 | Design Automation |

claim paper

Related Content

» Scanbased attacks on linear feedback shift register based stream ciphers

» The Chinese Remainder Theorem and its Application in a HighSpeed RSA Crypto Chip

» Defending Against Attacks on Main Memory Persistence

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2005
Where	DAC
Authors	Bo Yang, Kaijie Wu, Ramesh Karri

Comments (0)