Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

76

Voted

DAC
2006
ACM

98views Computer Architecture» more DAC 2006»

Register binding for clock period minimization

16 years 3 months ago

Register binding for clock period minimization

Download micro.ee.ccu.edu.tw

Shih-Hsu Huang, Chun-Hua Cheng, Yow-Tyng Nieh, Wei

Real-time Traffic

Clock Period Minimization | DAC 2006 | Design Automation |

claim paper

Related Content

» Timing driven power gating in highlevel synthesis

» Clock skew scheduling for improved reliability via quadratic programming

» Architecture and synthesis for multicycle communication

» Architecturelevel synthesis for automatic interconnect pipelining

» An approach for reducing dynamic power consumption in synchronous sequential digital desig...

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2006
Where	DAC
Authors	Shih-Hsu Huang, Chun-Hua Cheng, Yow-Tyng Nieh, Wei-Chieh Yu

Comments (0)