Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
108
Voted
ERSA
2009
175
views
Hardware
»
more
ERSA 2009
»
The Speedy DDR2 Controller For FPGAs
15 years 19 days ago
Download
research.microsoft.com
Ray Bittner
Real-time Traffic
ERSA 2009
|
Hardware
|
MIG Controller
|
Speedy DDR2 Controller
|
Xilinx MIG Controller
|
claim paper
Post Info
More Details (n/a)
Added
17 Feb 2011
Updated
17 Feb 2011
Type
Journal
Year
2009
Where
ERSA
Authors
Ray Bittner
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision