Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

94

Voted

ASPDAC
2011
ACM

183views Hardware» more ASPDAC 2011»

Multi-core parallel simulation of System-level Description Languages

14 years 6 months ago

Multi-core parallel simulation of System-level Description Languages

Download www.aspdac.com

Rainer Dömer, Weiwei Chen, Xu Han, Andreas Ge

Real-time Traffic

ASPDAC 2011 | Hardware |

claim paper

Related Content

» Efficient Simulation of SynthesisOriented System Level Designs

» Design and Power Analysis in SysteC of an I2C Bus Driver

» Software Synthesis for System Level Design Using Process Execution Trees

» The CoGenT Project CoGenerating Compilers and Simulators for Dynamically Compiled Language...

» GAMEHDL Implementation of Evolutionary Algorithms Using Hardware Description Languages

» Parallel Simulation of TCPIP Using TeD

» Component Technology for HighPerformance Scientific Simulation Software

» A Framework for Performance Analysis of Parallel Discrete Event Simulators

» Overview of Hydra A Concurrent Language for Synchronous Digital Circuit Design

Post Info
More Details (n/a)

Added	24 Aug 2011
Updated	24 Aug 2011
Type	Journal
Year	2011
Where	ASPDAC
Authors	Rainer Dömer, Weiwei Chen, Xu Han, Andreas Gerstlauer

Comments (0)