Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
16
click to vote
VLSID
2007
IEEE
favorite
Email
discuss
report
113
views
VLSI
»
more
VLSID 2007
»
Scaling, Power and the Future of CMOS
14 years 6 months ago
Download
arith.stanford.edu
Mark Horowitz
Real-time Traffic
Computer Architecture
|
VLSID 2007
|
claim paper
Related Content
»
CMOS HighSpeed IOs Present and Future
»
A DesignSpecific and ThermallyAware Methodology for TradingOff Power and Performance in Le...
»
Trends and Future Directions in Nano Structure Based Computing and Fabrication
»
The Effect of NanometerScale Technologies on the Cache Size Selection for Low Energy Embed...
»
NATURE a hybrid nanotubeCMOS dynamically reconfigurable architecture
»
CMOS systemonachip voltage scaling beyond 50nm
»
Globally Optimized Robust Systems to Overcome Scaled CMOS Reliability Challenges
»
Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits
»
Cross Layer Error Exploitation for Aggressive Voltage Scaling
more »
Post Info
More Details (n/a)
Added
30 Nov 2009
Updated
30 Nov 2009
Type
Conference
Year
2007
Where
VLSID
Authors
Mark Horowitz
Comments
(0)
Researcher Info
VLSI Study Group
Computer Vision