Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

94

VLSID
2007
IEEE

113views VLSI» more VLSID 2007»

Scaling, Power and the Future of CMOS

16 years 3 months ago

Scaling, Power and the Future of CMOS

Download arith.stanford.edu

Mark Horowitz

Real-time Traffic

Computer Architecture | VLSID 2007 |

claim paper

Related Content

» CMOS HighSpeed IOs Present and Future

» A DesignSpecific and ThermallyAware Methodology for TradingOff Power and Performance in Le...

» Trends and Future Directions in Nano Structure Based Computing and Fabrication

» The Effect of NanometerScale Technologies on the Cache Size Selection for Low Energy Embed...

» NATURE a hybrid nanotubeCMOS dynamically reconfigurable architecture

» CMOS systemonachip voltage scaling beyond 50nm

» Globally Optimized Robust Systems to Overcome Scaled CMOS Reliability Challenges

» Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits

» Cross Layer Error Exploitation for Aggressive Voltage Scaling

Post Info
More Details (n/a)

Added	30 Nov 2009
Updated	30 Nov 2009
Type	Conference
Year	2007
Where	VLSID
Authors	Mark Horowitz

Comments (0)