Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

92

Voted

ICCD
2006
IEEE

101views Hardware» more ICCD 2006»

A Pattern Generation Technique for Maximizing Power Supply Currents

15 years 11 months ago

A Pattern Generation Technique for Maximizing Power Supply Currents

Download www.ecs.umass.edu

Kunal P. Ganeshpure, Alodeep Sanyal, Sandip Kundu

Real-time Traffic

Hardware | ICCD 2006 |

claim paper

Related Content

» Layoutaware pseudofunctional testing for critical paths considering power supply noise eff...

» Power Droop Testing

» Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC D...

» Characterizing withindie variation from multiple supply port IDDQ measurements

» An Efficient Technique for Leakage Current Estimation in Sub 65nm Scaled CMOS Circuits Bas...

» Supply Voltage Noise Aware ATPG for Transition Delay Faults

» Low power CMOS electronic central pattern generator design for a biomimetic underwater rob...

» Power distribution techniques for dual VDD circuits

» Enhanced GALS Techniques for Datapath Applications

Post Info
More Details (n/a)

Added	16 Mar 2010
Updated	16 Mar 2010
Type	Conference
Year	2006
Where	ICCD
Authors	Kunal P. Ganeshpure, Alodeep Sanyal, Sandip Kundu

Comments (0)