Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

64

DATE
2008
IEEE

144views Hardware» more DATE 2008»

Using Reconfigurable Logic to Optimise GPU Memory Accesses

15 years 9 months ago

Using Reconfigurable Logic to Optimise GPU Memory Accesses

Download www.date-conference.com

Ben Cope, Peter Y. K. Cheung, Wayne Luk

Real-time Traffic

DATE 2008 | Hardware |

claim paper

Related Content

» Performance Comparison of Graphics Processors to Reconfigurable Logic A Case Study

» Efficient SelfReconfigurable Implementations Using Onchip Memory

» A SelfReconfigurable Gate Array Architecture

» A Customisable Multiprocessor for ApplicationOptimised Inductive Logic Programming

» Complexity effective memory access scheduling for manycore accelerator architectures

» An RDLconfigurable 3D memory tier to replace onchip SRAM

» Virtual Memory Window for a Portable Reconfigurable Cryptography Coprocessor

» Virtual memory window for applicationspecific reconfigurable coprocessors

» A Framework to Improve IP Portability on Reconfigurable Computers

Post Info
More Details (n/a)

Added	29 May 2010
Updated	29 May 2010
Type	Conference
Year	2008
Where	DATE
Authors	Ben Cope, Peter Y. K. Cheung, Wayne Luk

Comments (0)