Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

112

Voted

CODES
2007
IEEE

135views Software Engineering» more CODES 2007»

Compiling code accelerators for FPGAs

15 years 9 months ago

Compiling code accelerators for FPGAs

Download www.cs.york.ac.uk

Walid A. Najjar

Real-time Traffic

CODES 2007 | Hardware-Software Codesign |

claim paper

Related Content

» Compiler generated systolic arrays for wavefront algorithm acceleration on FPGAs

» Comparing FPGAs to Graphics Accelerators and the Playstation 2 Using a Unified Source Desc...

» FCUDA Enabling efficient compilation of CUDA kernels onto FPGAs

» Binary Synthesis with multiple memory banks targeting array references

» Highperformance CUDA kernel execution on FPGAs

» Compiling Ruby into FPGAs

» Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems

» Thread warping a framework for dynamic synthesis of thread accelerators

» Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs

Post Info
More Details (n/a)

Added	02 Jun 2010
Updated	02 Jun 2010
Type	Conference
Year	2007
Where	CODES
Authors	Walid A. Najjar

Comments (0)