Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

83

Voted

VLSI
2007
Springer

89views Software Engineering» more VLSI 2007»

Efficient DSP algorithm development for FPGA and ASIC technologies

15 years 9 months ago

Efficient DSP algorithm development for FPGA and ASIC technologies

Download www.synopsys.com

Shiv Balakrishnan, Chris Eddington

Real-time Traffic

Software Engineering | VLSI 2007 |

claim paper

Related Content

» Fault Avoidance in MediumGrain Reconfigurable Hardware Architectures

» A HighPerformance MemoryEfficient Architecture of the BitPlane Coder in JPEG 2000

» Platformbased FPGA architecture designing highperformance and lowpower routing structure f...

» An FPGA based CoDesign Architecture for MIMO Lattice Decoders

» Experiments in attacking FPGAbased embedded systems using differential power analysis

» Energy efficient packet classification hardware accelerator

» Improving Synthesis of Compressor Trees on FPGAs via Integer Linear Programming

» Technology mapping for kmmacrocell based FPGAs

» Configuration Compression for the Xilinx XC6200 FPGA

Post Info
More Details (n/a)

Added	09 Jun 2010
Updated	09 Jun 2010
Type	Conference
Year	2007
Where	VLSI
Authors	Shiv Balakrishnan, Chris Eddington

Comments (0)