Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
14
click to vote
EURODAC
1995
IEEE
favorite
Email
discuss
report
134
views
VHDL
»
more
EURODAC 1995
»
Area efficient DSP datapath synthesis
13 years 9 months ago
Download
www.cs.york.ac.uk
Andrew A. Duncan, David C. Hendry
Real-time Traffic
EURODAC 1995
|
VHDL
|
claim paper
Related Content
»
Power efficient DSP datapath configuration methodology for FPGA
»
Formal datapath representation and manipulation for implementing DSP transforms
»
A Novel DataPath for Accelerating DSP Kernels
»
Synthesis of pipelined DSP accelerators with dynamic scheduling
»
MultipleWidth Bus Partitioning Approach to Datapath Synthesis
»
A design flow dedicated to multimode architectures for DSP applications
»
Construction of dual mode components for reconfiguration aware highlevel synthesis
»
A RunTime WordLevel Reconfigurable CoarseGrain Functional Unit for a VLIW Processor
»
Areaefficient instruction set synthesis for reconfigurable systemonchip designs
more »
Post Info
More Details (n/a)
Added
26 Aug 2010
Updated
26 Aug 2010
Type
Conference
Year
1995
Where
EURODAC
Authors
Andrew A. Duncan, David C. Hendry
Comments
(0)
Researcher Info
VHDL Study Group
Computer Vision