Sciweavers

SAC
2002
ACM

An evolutionary algorithm for reducing integrated-circuit test application time

13 years 10 months ago
An evolutionary algorithm for reducing integrated-circuit test application time
The cost for testing integrated circuits represents a growing percentage of the total cost for their production. The former strictly depends on the length of the test session, and its reduction has been the target of many efforts in the past. This paper proposes a new method for reducing the test length by adopting a new architecture and exploiting an evolutionary optimisation algorithm. A prototype of the proposed approach was tested on ISCAS standard benchmarks and the experimental results show its effectiveness.
Fulvio Corno, Matteo Sonza Reorda, Giovanni Squill
Added 23 Dec 2010
Updated 23 Dec 2010
Type Journal
Year 2002
Where SAC
Authors Fulvio Corno, Matteo Sonza Reorda, Giovanni Squillero
Comments (0)