Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

90

DAC
1996
ACM

84views Computer Architecture» more DAC 1996»

Optimal Clock Period FPGA Technology Mapping for Sequential Circuits

15 years 7 months ago

Optimal Clock Period FPGA Technology Mapping for Sequential Circuits

Download www.eecs.berkeley.edu

Peichen Pan, C. L. Liu

Real-time Traffic

Computer Architecture | DAC 1996 |

claim paper

Related Content

» Mapping for better than worstcase delays in LUTbased FPGA designs

» Simultaneous Circuit PartitioningClustering with Retiming for Performance Optimization

» Optimal simultaneous mapping and clustering for FPGA delay optimization

» Binning optimization based on SSTA for transparentlylatched circuits

» Performancedriven register insertion in placement

» Leakage poweraware clock skew scheduling converting stolen time into leakage power reducti...

» Variationaware placement for FPGAs with multicycle statistical timing analysis

Post Info
More Details (n/a)

Added	08 Aug 2010
Updated	08 Aug 2010
Type	Conference
Year	1996
Where	DAC
Authors	Peichen Pan, C. L. Liu

Comments (0)