Sciweavers

24444 search results - page 4823 / 4889
» A Data Model for Data Integration
Sort
View
ICPP
2002
IEEE
15 years 2 months ago
Software Caching using Dynamic Binary Rewriting for Embedded Devices
A software cache implements instruction and data caching entirely in software. Dynamic binary rewriting offers a means to specialize the software cache miss checks at cache miss t...
Chad Huneycutt, Joshua B. Fryman, Kenneth M. Macke...
IDEAS
2002
IEEE
113views Database» more  IDEAS 2002»
15 years 2 months ago
Scalable QoS-Aware Disk-Scheduling
A new quality of service (QoS) aware disk scheduling algorithm is presented. It is applicable in environments where data requests arrive with different QoS requirements such as re...
Walid G. Aref, Khaled El-Bassyouni, Ibrahim Kamel,...
IEEEPACT
2002
IEEE
15 years 2 months ago
A Framework for Parallelizing Load/Stores on Embedded Processors
Many modern embedded processors (esp. DSPs) support partitioned memory banks (also called X-Y memory or dual bank memory) along with parallel load/store instructions to achieve co...
Xiaotong Zhuang, Santosh Pande, John S. Greenland ...
IPPS
2002
IEEE
15 years 2 months ago
FARM: A Feedback-Based Adaptive Resource Management for Autonomous Hot-Spot Convergence System
Abstract— In this paper, we present a novel and comprehensive resource management solution for the autonomous hot-spot convergence system (AHSCS) that uses sensor web. This solut...
S. Swaminathan, G. Manimaran
MICRO
2002
IEEE
164views Hardware» more  MICRO 2002»
15 years 2 months ago
A quantitative framework for automated pre-execution thread selection
Pre-execution attacks cache misses for which conventional address-prediction driven prefetching is ineffective. In pre-execution, copies of cache miss computations are isolated fr...
Amir Roth, Gurindar S. Sohi
« Prev « First page 4823 / 4889 Last » Next »