Sciweavers

714 search results - page 75 / 143
» A Decompression Architecture for Low Power Embedded Systems
Sort
View
101
Voted
VLSID
2009
IEEE
170views VLSI» more  VLSID 2009»
16 years 1 months ago
Code Transformations for TLB Power Reduction
The Translation Look-aside Buffer (TLB) is a very important part in the hardware support for virtual memory management implementation of high performance embedded systems. The TLB...
Reiley Jeyapaul, Sandeep Marathe, Aviral Shrivasta...
ASPDAC
2008
ACM
94views Hardware» more  ASPDAC 2008»
15 years 2 months ago
Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival
A major trend in a modern system-on-chip design is a growing system complexity, which results in a sharp increase of communication traffic on the on-chip communication bus architec...
Sujan Pandey, Rolf Drechsler
DATE
2007
IEEE
173views Hardware» more  DATE 2007»
15 years 7 months ago
Architectural leakage-aware management of partitioned scratchpad memories
Partitioning a memory into multiple blocks that can be independently accessed is a widely used technique to reduce its dynamic power. For embedded systems, its benefits can be ev...
Olga Golubeva, Mirko Loghi, Massimo Poncino, Enric...
111
Voted
IPPS
2006
IEEE
15 years 6 months ago
A high level SoC power estimation based on IP modeling
Current electronic system design requires to be concerned with power consumption consideration. However, in a lot of design tools, the application power consumption budget is esti...
David Elléouet, Nathalie Julien, Dominique ...
104
Voted
ISQED
2008
IEEE
154views Hardware» more  ISQED 2008»
15 years 7 months ago
Error Protected Data Bus Inversion Using Standard DRAM Components
Off-chip communication consumes a significant part of main memory system power. Existing solutions imply the use of specialized memories or assume error free environments. This i...
Maurizio Skerlj, Paolo Ienne