1998 search results - page 58 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
DATE
2004
IEEE
15 years 1 months ago
2004
IEEE
Mobile video processing as defined in standards like MPEG-4 and H.263 contains a number of timeconsuming computations that cannot be efficiently executed on current hardware archi...
IPPS
2007
IEEE
15 years 4 months ago
2007
IEEE
The IBM Cyclops-64 (C64) chip employs a multithreaded architecture that integrates a large number of hardware thread units on a single chip. A cellular supercomputer is being deve...
150
click to vote
OSN
2011
14 years 19 days ago
2011
—This paper presents PI-OPS (Parallel-Iterative Optical Packet Scheduler) a parallel-iterative scheduler for asynchronous Optical Packet Switching nodes with optical buffering. O...
ICCD
1994
IEEE
15 years 1 months ago
1994
IEEE
Dynamically tagged directories are memory-efficient mechanisms for maintaining cache coherence in sharedmemory multiprocessors. These directories use specialpurpose caches of poin...
ICSE
2008
IEEE-ACM
15 years 10 months ago
2008
IEEE-ACM
The design and implementation of the reconstruction system in medical X-ray imaging is a challenging issue due to its immense computational demands. In order to ensure an efficien...