Sciweavers

3104 search results - page 474 / 621
» A High Performance Kernel-Less Operating System Architecture
Sort
View
ICCD
2003
IEEE
129views Hardware» more  ICCD 2003»
15 years 7 months ago
Reducing dTLB Energy Through Dynamic Resizing
Translation Look-aside Buffer (TLB), which is small Content Addressable Memory (CAM) structure used to translate virtual addresses to physical addresses, can consume significant ...
Victor Delaluz, Mahmut T. Kandemir, Anand Sivasubr...
79
Voted
IPPS
2002
IEEE
15 years 3 months ago
Compression-Domain Parallel Rendering
Three dimensional triangle mesh is the dominant representation used in parallel rendering of 3D geometric models. However, explosive growth in the complexity of the mesh-based 3D ...
Tulika Mitra, Tzi-cker Chiueh
CASES
2009
ACM
15 years 4 months ago
Towards scalable reliability frameworks for error prone CMPs
As technology scales and the energy of computation continually approaches thermal equilibrium [1,2], parameter variations and noise levels will lead to larger error rates at vario...
Joseph Sloan, Rakesh Kumar
96
Voted
SIGGRAPH
1994
ACM
15 years 2 months ago
Priority rendering with a virtual reality address recalculation pipeline
Virtual reality systems are placing never before seen demands on computer graphics hardware, yet few graphics systems are designed specifically for virtual reality. An address rec...
Matthew Regan, Ronald Pose
IJNSEC
2006
200views more  IJNSEC 2006»
14 years 10 months ago
3G and WLAN Interworking Security: Current Status and Key
The third-generation (3G) mobile communication systems provide great coverage, complete subscriber management and nearly universal roaming. Nevertheless, 3G systems are subject to...
Chou Chen Yang, Kuan-Hao Chu, Ya-Wen Yang