Sciweavers

61 search results - page 11 / 13
» A Hybrid Memory Sub-system for Video Coding Applications
Sort
View
PPAM
2007
Springer
15 years 5 months ago
A Container-Iterator Parallel Programming Model
There are several parallel programming models available for numerical computations at different levels of expressibility and ease of use. For the development of new domain speciļ¬...
Gerhard W. Zumbusch
VLSID
2004
IEEE
209views VLSI» more  VLSID 2004»
16 years 12 hour ago
An Architecture for Motion Estimation in the Transform Domain
demanding algorithm of a video encoder. It is known that about 60% ~ 80% of the total computation time is consumed for motion estimation [1]. The second is its high impact on the v...
J. Lee, Narayanan Vijaykrishnan, Mary Jane Irwin, ...
DATE
2003
IEEE
117views Hardware» more  DATE 2003»
15 years 5 months ago
Exploring SW Performance Using SoC Transaction-Level Modeling
This paper presents VISTA, a new methodology and tool dedicated to analyse system level performance by executing full-scale SW application code on a transaction-level model of the...
Imed Moussa, Thierry Grellier, Giang Nguyen
INFOCOM
2009
IEEE
15 years 6 months ago
Rateless Coding with Feedback
The erasure resilience of rateless codes, such as Luby-Transform (LT) codes, makes them particularly suitable to a wide variety of loss-prone wireless and sensor network applicati...
Andrew Hagedorn, Sachin Agarwal, David Starobinski...
DAC
1997
ACM
15 years 3 months ago
Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT
We describe an architectural design space exploration methodology that minimizes the energy dissipation of digital circuits. The centerpiece of our methodology is a Verilog-based ...
Thucydides Xanthopoulos, Yoshifumi Yaoi, Anantha C...