Sciweavers

3239 search results - page 624 / 648
» A Logical Process Calculus
Sort
View
IEEEPACT
2005
IEEE
15 years 6 months ago
A Distributed Control Path Architecture for VLIW Processors
VLIW architectures are popular in embedded systems because they offer high-performance processing at low cost and energy. The major problem with traditional VLIW designs is that t...
Hongtao Zhong, Kevin Fan, Scott A. Mahlke, Michael...
KBSE
2005
IEEE
15 years 6 months ago
Automated test generation for engineering applications
In test generation based on model-checking, white-box test criteria are represented as trap conditions written in a temporal logic. A model checker is used to refute trap conditio...
Songtao Xia, Ben Di Vito, César Muño...
110
Voted
RSP
2005
IEEE
164views Control Systems» more  RSP 2005»
15 years 6 months ago
High Level Synthesis for Data-Driven Applications
Abstract— John von Neumann proposed his famous architecture in a context where hardware was very expensive and bulky. His goal was to maximize functionality with minimal hardware...
Etienne Bergeron, Xavier Saint-Mleux, Marc Feeley,...
CAV
2005
Springer
173views Hardware» more  CAV 2005»
15 years 6 months ago
Building Your Own Software Model Checker Using the Bogor Extensible Model Checking Framework
Model checking has proven to be an effective technology for verification and debugging in hardware and more recently in software domains. We believe that recent trends in both th...
Matthew B. Dwyer, John Hatcliff, Matthew Hoosier, ...
EMSOFT
2005
Springer
15 years 6 months ago
Passive mid-stream monitoring of real-time properties
Passive monitoring or testing of complex systems and networks running in the field can provide valuable insights into their behavior in actual environments of use. In certain con...
Lalita Jategaonkar Jagadeesan, Ramesh Viswanathan