Sciweavers

238 search results - page 18 / 48
» A Network Congestion-Aware Memory Controller
Sort
View
CF
2007
ACM
15 years 3 months ago
Massively parallel processing on a chip
MppSoC is a SIMD architecture composed of a grid of processors and memories connected by a X-Net neighbourhood network and a general purpose global router. MppSoC is an evolution ...
Philippe Marquet, Simon Duquennoy, Sébastie...
GLOBECOM
2007
IEEE
15 years 6 months ago
Control Estimation Error of Sampling Method for Passive Measurement
1 — Sampling is increasingly utilized by passive measurement systems to save the resources consumption. However, the widely adopted static linear sampling selects packets with th...
Chengchen Hu, Sheng Wang, Jia Tian, Bin Liu
CDC
2008
IEEE
144views Control Systems» more  CDC 2008»
15 years 6 months ago
Decentralized predictive sensor allocation
Abstract— We present a method of dynamic coalition formation (DCF) in sensor networks to achieve well-informed sensor-target allocations. Forecasts of target movements are incorp...
Mark Ebden, Mark Briers, Stephen Roberts
ISCA
2011
IEEE
258views Hardware» more  ISCA 2011»
14 years 3 months ago
A case for heterogeneous on-chip interconnects for CMPs
Network-on-chip (NoC) has become a critical shared resource in the emerging Chip Multiprocessor (CMP) era. Most prior NoC designs have used the same type of router across the enti...
Asit K. Mishra, Narayanan Vijaykrishnan, Chita R. ...
RTAS
2000
IEEE
15 years 4 months ago
Design and Implementation of a Caching System for Streaming Media over the Internet
Congested networks and overloaded servers resulting from the ever growing number of Internet users contribute to the lack of good quality video streaming over the Internet. We pro...
Ethendranath Bommaiah, Katherine Guo, Markus Hofma...