Sciweavers

497 search results - page 12 / 100
» A Network on Chip Architecture and Design Methodology
Sort
View
IJES
2008
128views more  IJES 2008»
14 years 11 months ago
On-chip implementation of multiprocessor networks and switch fabrics
: On-chipimplementationofmultiprocessorsystemsneedstoplanarisetheinterconnect networks onto the silicon floorplan. Compared with traditional ASIC/SoC architectures, Multiprocessor ...
Terry Tao Ye, Giovanni De Micheli
ETS
2006
IEEE
108views Hardware» more  ETS 2006»
15 years 5 months ago
A DFT Architecture for Asynchronous Networks-on-Chip
The Networks-on-Chip (NoCs) paradigm is emerging as a solution for the communication of SoCs. Many NoC architecture propositions are presented but few works on testing these netwo...
Xuan-Tu Tran, Jean Durupt, François Bertran...
DAC
1996
ACM
15 years 3 months ago
A System Design Methodology for Software/Hardware Co-Development of Telecommunication Network Applications
In this paper, we describe a system design methodology for the concurrent development of hybrid software/hardware systems for telecom network applications. This methodology is bas...
Bill Lin
DAC
2004
ACM
15 years 3 months ago
An SoC design methodology using FPGAs and embedded microprocessors
In System on Chip (SoC) design, growing design complexity has esigners to start designs at higher abstraction levels. This paper proposes an SoC design methodology that makes full...
Nobuyuki Ohba, Kohji Takano
SBCCI
2003
ACM
213views VLSI» more  SBCCI 2003»
15 years 5 months ago
Algorithms and Tools for Network on Chip Based System Design
Network on Chip (NoC) is a new paradigm for designing core based System on Chips. It supports high degree of reusability and is scalable. In this paper, an efficient Two-Step Gene...
Tang Lei, Shashi Kumar