Sciweavers

950 search results - page 43 / 190
» A New Direction for Computer Architecture Research
Sort
View
CHI
2006
ACM
16 years 6 days ago
Three robot-rooms: the AWE project
We describe innovative new work in the development of an "animated architecture." Specifically, we describe our early research aimed at the creation of intelligent, prog...
Ian D. Walker, James C. Witte, Keith Evan Green, L...
IPPS
2010
IEEE
14 years 9 months ago
Tile QR factorization with parallel panel processing for multicore architectures
To exploit the potential of multicore architectures, recent dense linear algebra libraries have used tile algorithms, which consist in scheduling a Directed Acyclic Graph (DAG) of...
Bilel Hadri, Hatem Ltaief, Emmanuel Agullo, Jack D...
FMCAD
2008
Springer
15 years 1 months ago
BackSpace: Formal Analysis for Post-Silicon Debug
Post-silicon debug is the problem of determining what's wrong when the fabricated chip of a new design behaves incorrectly. This problem now consumes over half of the overall ...
Flavio M. de Paula, Marcel Gort, Alan J. Hu, Steve...
ASAP
2003
IEEE
113views Hardware» more  ASAP 2003»
15 years 5 months ago
A VLSI Architecture for Advanced Video Coding Motion Estimation
With the advent of new video standards such as MPEG-4 part-10 and H.264/H.26L, demands for advanced video coding (AVC), particularly in area of variable block searching motion est...
Swee Yeow, John V. McCanny
SIGMETRICS
2012
ACM
247views Hardware» more  SIGMETRICS 2012»
13 years 2 months ago
A scalable architecture for maintaining packet latency measurements
Latency has become an important metric for network monitoring since the emergence of new latency-sensitive applications (e.g., algorithmic trading and high-performance computing)....
Myungjin Lee, Nick G. Duffield, Ramana Rao Kompell...