225 search results - page 21 / 45 » A Predictive Performance Model for Superscalar Processors |
107
click to vote
HPCA
1995
IEEE
15 years 1 months ago
1995
IEEE
The throughput of a multiple-pipelined processor suffers due to lack of sufficient instructions to make multiple pipelines busy and due to delays associated with pipeline depende...
CF
2007
ACM
15 years 1 months ago
2007
ACM
Performance tuning is an important and time consuming task which may have to be repeated for each new application and platform. Although iterative optimisation can automate this p...
87
Voted
EUROPAR
1997
Springer
15 years 1 months ago
1997
Springer
The large latency of memory accesses is a major obstacle in obtaining high processor utilization in large scale shared-memory multiprocessors. Access to remote memory is likely to ...
73
Voted
DAC
2008
ACM
15 years 10 months ago
2008
ACM
Exponential increases in architectural design complexity threaten to make traditional processor design optimization techniques intractable. Genetically programmed response surface...
ISLPED
2004
ACM
15 years 3 months ago
2004
ACM
Leakage power is a major concern in current and future microprocessor designs. In this paper, we explore the potential of architectural techniques to reduce leakage through power-...