3955 search results - page 212 / 791 » A Transactional Architecture for Simulation |
152
click to vote
ISCA
2012
IEEE
13 years 3 months ago
2012
IEEE
Soft error reliability has become a first-order design criterion for modern microprocessors. Architectural Vulnerability Factor (AVF) modeling is often used to capture the probab...
69
Voted
ISCAS
2006
IEEE
15 years 6 months ago
2006
IEEE
Abstract— This paper presents a new oversampling architecture for implementing phase-tracking loop that is commonly utilized for position sensors such that synchro, resolver, and...
ICMCS
2005
IEEE
15 years 6 months ago
2005
IEEE
The paper presents a high-performance architecture of the bit-plane coder for the embedded block coding algorithm in JPEG 2000. The architecture adopts a pipeline structure and is...
98
Voted
ICPP
2000
IEEE
15 years 5 months ago
2000
IEEE
The Virtual Interface Architecture brings the benefits of low latency User-level Networking to a cluster environment. With an increasing number of communication channels created ...
52
Voted
ISCAS
1999
IEEE
15 years 5 months ago
1999
IEEE
A new low-power design technique, multirate, has been used along with other methods such as look-ahead, pipelining in designing the cost-effective low-power architectures of video...