2695 search results - page 372 / 539 » A Visual Approach to Validating System Level Designs |
129
click to vote
DAC
2006
ACM
16 years 4 months ago
2006
ACM
Design and verification of systems at the Register-Transfer (RT) or behavioral level require the ability to reason at higher levels of abstraction. Difference logic consists of an...
131
Voted
DFT
2005
IEEE
15 years 9 months ago
2005
IEEE
Data flow graph dominant designs, such as communication video and audio applications, are common in today’s IC industry. In these designs, the datapath resources (e.g., adders,...
145
click to vote
MM
2004
ACM
15 years 9 months ago
2004
ACM
In this paper, we present our approach to the problem of communicating everyday experiences. This is a challenging problem, since media from everyday events are unstructured, and ...
131
Voted
DAC
2001
ACM
16 years 4 months ago
2001
ACM
Using on-chip interconnection networks in place of ad-hoc global wiring structures the top level wires on a chip and facilitates modular design. With this approach, system modules...
127
Voted
ASE
2008
15 years 3 months ago
2008
Model checkers were originally developed to support the formal verification of high-level design models of distributed system designs. Over the years, they have become unmatched in...