Sciweavers

482 search results - page 29 / 97
» A bitmask-based code compression technique for embedded syst...
Sort
View
CODES
2002
IEEE
15 years 5 months ago
Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures
Dynamic run-time scheduling in System-on-Chip platforms has become recently an active area of research because of the performance and power requirements of new applications. Moreo...
Juanjo Noguera, Rosa M. Badia
85
Voted
CSE
2009
IEEE
15 years 4 months ago
Optimization of Component Connections for an Embedded Component System
Software component techniques are widely used to enhance productivity and reduce the cost of software systems development. This paper proposes optimization of component connections...
Takuya Azumi, Hiroaki Takada, Hiroshi Oyama
123
Voted
CODES
2011
IEEE
14 years 8 days ago
Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems
Reliability is a major requirement for most safety-related systems. To meet this requirement, fault-tolerant techniques such as hardware replication and software re-execution are ...
Jia Huang, Jan Olaf Blech, Andreas Raabe, Christia...
109
Voted
CODES
2006
IEEE
15 years 6 months ago
Hardware assisted pre-emptive control flow checking for embedded processors to improve reliability
Reliability in embedded processors can be improved by control flow checking and such checking can be conducted using software or hardware. Proposed software-only approaches suffe...
Roshan G. Ragel, Sri Parameswaran
91
Voted
ICCD
2007
IEEE
140views Hardware» more  ICCD 2007»
15 years 9 months ago
A low overhead hardware technique for software integrity and confidentiality
Software integrity and confidentiality play a central role in making embedded computer systems resilient to various malicious actions, such as software attacks; probing and tamper...
Austin Rogers, Milena Milenkovic, Aleksandar Milen...