172 search results - page 16 / 35 » A classification of design steps and their verification |
104
click to vote
DAC
2004
ACM
15 years 10 months ago
2004
ACM
Parametric representations used for symbolic simulation of circuits usually use BDDs. After a few steps of symbolic simulation, state set representation is converted from one para...
TNN
2008
14 years 9 months ago
2008
Abstract--The stationarity requirement for the process generating the data is a common assumption in classifiers' design. When such hypothesis does not hold, e.g., in applicat...
GLVLSI
2008
IEEE
15 years 4 months ago
2008
IEEE
Statistical static timing analysis (SSTA) plays a key role in determining performance of the VLSI circuits implemented in state-of-the-art CMOS technology. A pre-requisite for emp...
DATE
1999
IEEE
15 years 1 months ago
1999
IEEE
This paper describes a simulation technique for RealTime Hw/Sw systems based on an object executable model. It allows designers to seamlessly estimate and verify their solutions f...
DEXAW
1998
IEEE
15 years 1 months ago
1998
IEEE
This paper presents a first step towards a security model that defines access control for logical document structures. el benefits from roles to abstract from users and from secur...