Sciweavers

197 search results - page 2 / 40
» A design workflow for dynamically reconfigurable multi-FPGA ...
Sort
View
ERSA
2006
282views Hardware» more  ERSA 2006»
13 years 7 months ago
SyCERS: a SystemC Design Exploration Framework for SoC Reconfigurable Architecture
Reconfigurable devices, such as FPGAs, introduce into the design workflow of embedded systems a new degree of freedom: the designer can have the system autonomously modify the fun...
Carlo Amicucci, Fabrizio Ferrandi, Marco D. Santam...
DAC
2000
ACM
13 years 10 months ago
System design of active basestations based on dynamically reconfigurable hardware
– This paper describes the system design and implementation of Active Basestations, a novel application of the run-time reconfigurable hardware technology whose applications have...
Athanassios Boulis, Mani B. Srivastava
ISORC
2005
IEEE
14 years 17 hour ago
A GTRBAC Based System for Dynamic Workflow Composition and Management
In this paper, we propose an architecture for adaptive real-time workflow-based collaborative system. Such a system is needed to support real-time communication and sharing of inf...
Basit Shafiq, Arjmand Samuel, Halima Ghafoor
OOIS
2000
Springer
13 years 10 months ago
Reconfigurability in Object Database Management Systems: An Aspect-Oriented Approach
ABSTRACT. Cost-effective reconfiguration in ODBMSs is difficult to achieve due to the tradeoff between modularity and efficiency. Existing ODBMS designs offer limited reconfigurabi...
Awais Rashid, Ruzanna Chitchyan
FDL
2004
IEEE
13 years 10 months ago
Designing for dynamic partially reconfigurable FPGAs with SystemC and OSSS
This paper presents a new approach to design embedded systems based on dynamic partial reconfigurable FPGAs. The approach is intended to allow designing of systems with runtime re...
Andreas Schallenberg, Frank Oppenheimer, Wolfgang ...