Sciweavers

1013 search results - page 3 / 203
» A hardware implementation of realloc function
Sort
View
ISCA
2012
IEEE
248views Hardware» more  ISCA 2012»
12 years 12 months ago
Watchdog: Hardware for safe and secure manual memory management and full memory safety
Languages such as C and C++ use unsafe manual memory management, allowing simple bugs (i.e., accesses to an object after deallocation) to become the root cause of exploitable secu...
Santosh Nagarakatte, Milo M. K. Martin, Steve Zdan...
81
Voted
FPL
2004
Springer
114views Hardware» more  FPL 2004»
15 years 2 months ago
Artificial Neural Networks Processor - A Hardware Implementation Using a FPGA
Several implementations of Artificial Neural Networks have been reported in scientific papers. Nevertheless, these implementations do not allow the direct use of off-line trained n...
Pedro Ferreira, Pedro Ribeiro, Ana Antunes, Fernan...
ICSE
2009
IEEE-ACM
14 years 7 months ago
Architecting Robustness and Timeliness in a New Generation of Aerospace Systems
Aerospace systems have strict dependability and real-time requirements, as well as a need for flexible resource reallocation and reduced size, weight and power consumption. To cope...
José Rufino, João Craveiro, Paulo Ve...
66
Voted
ISMVL
2006
IEEE
88views Hardware» more  ISMVL 2006»
15 years 3 months ago
Implementation of Multiple-Valued CAM Functions by LUT Cascades
Tsutomu Sasao, Jon T. Butler
ICES
2005
Springer
195views Hardware» more  ICES 2005»
15 years 3 months ago
Intrinsic Evolution of Sorting Networks: A Novel Complete Hardware Implementation for FPGAs
A specialized architecture was developed and evaluated to evolve relatively large sorting networks in an ordinary FPGA. Genetic unit and fitness function are also implemented on t...
Jan Korenek, Lukás Sekanina