Sciweavers

444 search results - page 61 / 89
» A low power high performance switched-current multiplier
Sort
View
ISCAS
2008
IEEE
141views Hardware» more  ISCAS 2008»
15 years 4 months ago
ASPA: Focal Plane digital processor array with asynchronous processing capabilities
— In this paper we present implementation and experimental results for a digital vision chip that operates in mixed asynchronous/synchronous mode. Mixed configuration benefits fr...
Alexey Lopich, Piotr Dudek
ISCAS
2005
IEEE
185views Hardware» more  ISCAS 2005»
15 years 3 months ago
2 GHz 8-bit CMOS ROM-less direct digital frequency synthesizer
—This paper presents a 2GHz 8-bit CMOS ROM-less direct digital frequency synthesizer (DDFS). Nonlinear current steering digital to analog converter (DAC) has been utilized to con...
Xuefeng Yu, Foster F. Dai, Yin Shi, Ronghua Zhu
VTC
2006
IEEE
15 years 4 months ago
An Iterative Detection Technique for DS-CDMA Signals with Strong Nonlinear Distortion Effects
Abstract - Whenever a DS-CDMA signal (Direct Sequence Code Division Multiple Access) is the sum of several components associated to different spreading codes (e.g., the DS-CDMA sig...
Rui Dinis, Paulo Silva
ICPP
2008
IEEE
15 years 4 months ago
Thermal Management for 3D Processors via Task Scheduling
A rising horizon in chip fabrication is the 3D integration technology. It stacks two or more dies vertically with a dense, high-speed interface to increase the device density and ...
Xiuyi Zhou, Yi Xu, Yu Du, Youtao Zhang, Jun Yang 0...
JSAC
2008
125views more  JSAC 2008»
14 years 10 months ago
Nonbinary LDPC Coding for Multicarrier Underwater Acoustic Communication
Recently, multicarrier modulation in the form of orthogonal frequency division multiplexing (OFDM) has been shown feasible for underwater acoustic communications via effective algo...
Jie Huang, Shengli Zhou, Peter Willett