Sciweavers

444 search results - page 67 / 89
» A low power high performance switched-current multiplier
Sort
View
MICRO
2002
IEEE
173views Hardware» more  MICRO 2002»
15 years 3 months ago
Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks
Multimedia processing on embedded devices requires an architecture that leads to high performance, low power consumption, reduced design complexity, and small code size. In this p...
Christoforos E. Kozyrakis, David A. Patterson
ISCAPDCS
2004
14 years 11 months ago
Detecting Grid-Abuse Attacks by Source-based Monitoring
While it provides the unprecedented processing power to solve many large scale computational problems, GRID, if abused, has the potential to easily be used to launch (for instance...
Jianjia Wu, Dan Cheng, Wei Zhao
TWC
2010
14 years 4 months ago
Lifetime-resource tradeoff for multicast traffic in wireless sensor networks
In this paper, we study the problem of supporting multicast traffic in wireless sensor networks with network coding. On one hand, coding operations can reduce power consumption and...
Vahid Shah-Mansouri, Vincent W. S. Wong
DATE
2010
IEEE
153views Hardware» more  DATE 2010»
14 years 8 months ago
Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem
— Applications like 4G baseband modem require single-chip implementation to meet the integration and power consumption requirements. These applications demand a high computing pe...
Camille Jalier, Didier Lattard, Ahmed Amine Jerray...
77
Voted
MICRO
2009
IEEE
99views Hardware» more  MICRO 2009»
15 years 4 months ago
Low-cost router microarchitecture for on-chip networks
On-chip networks are critical to the scaling of future multicore processors. The challenge for on-chip network is to reduce the cost including power consumption and area while pro...
John Kim