Sciweavers

75 search results - page 15 / 15
» A multiple clocking scheme for low power RTL design
Sort
View
EWSN
2009
Springer
14 years 6 months ago
Potentials of Opportunistic Routing in Energy-Constrained Wireless Sensor Networks
The low quality of wireless links leads to perpetual packet losses. While an acknowledgment mechanism is generally used to cope with these losses, multiple retransmissions neverthe...
Gunnar Schaefer, François Ingelrest, Martin...
DAC
2009
ACM
14 years 7 months ago
Dynamic thermal management via architectural adaptation
Exponentially rising cooling/packaging costs due to high power density call for architectural and software-level thermal management. Dynamic thermal management (DTM) techniques co...
Ramkumar Jayaseelan, Tulika Mitra
ISCA
1995
IEEE
110views Hardware» more  ISCA 1995»
13 years 9 months ago
Optimization of Instruction Fetch Mechanisms for High Issue Rates
Recent superscalar processors issue four instructions per cycle. These processors are also powered by highly-parallel superscalar cores. The potential performance can only be expl...
Thomas M. Conte, Kishore N. Menezes, Patrick M. Mi...
IPPS
2007
IEEE
14 years 17 days ago
File Creation Strategies in a Distributed Metadata File System
As computing breaches petascale limits both in processor performance and storage capacity, the only way that current and future gains in performance can be achieved is by increasi...
Ananth Devulapalli, Pete Wyckoff
EUROSYS
2007
ACM
14 years 3 months ago
Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors
The major chip manufacturers have all introduced chip multiprocessing (CMP) and simultaneous multithreading (SMT) technology into their processing units. As a result, even low-end...
David K. Tam, Reza Azimi, Michael Stumm