Sciweavers

208 search results - page 22 / 42
» A rationale-based architecture model for design traceability...
Sort
View
98
Voted
ISCA
2008
IEEE
150views Hardware» more  ISCA 2008»
15 years 7 months ago
Fetch-Criticality Reduction through Control Independence
Architectures that exploit control independence (CI) promise to remove in-order fetch bottlenecks, like branch mispredicts, instruction-cache misses and fetch unit stalls, from th...
Mayank Agarwal, Nitin Navale, Kshitiz Malik, Matth...
DSN
2004
IEEE
15 years 4 months ago
The Recursive NanoBox Processor Grid: A Reliable System Architecture for Unreliable Nanotechnology Devices
Advanced molecular nanotechnology devices are expected to have exceedingly high transient fault rates and large numbers of inherent device defects compared to conventional CMOS de...
A. J. KleinOsowski, Kevin KleinOsowski, Vijay Rang...
113
Voted
ARCS
2009
Springer
15 years 7 months ago
Improving Memory Subsystem Performance Using ViVA: Virtual Vector Architecture
The disparity between microprocessor clock frequencies and memory latency is a primary reason why many demanding applications run well below peak achievable performance. Software c...
Joseph Gebis, Leonid Oliker, John Shalf, Samuel Wi...
IPPS
2007
IEEE
15 years 6 months ago
Explaining StGermain: An aspect oriented environment for building extensible computational mechanics modeling software
HPC scientific computational models are notoriously difficult to develop, debug, and maintain. The reasons for this are multifaceted — including difficulty of parallel programm...
Steve Quenette, Louis Moresi, P. D. Sunter, Bill F...
ASE
2005
102views more  ASE 2005»
15 years 12 days ago
Modular Verification of Open Features Using Three-Valued Model Checking
Feature-oriented programming organizes programs around features rather than objects, thus better supporting extensible, product-line architectures. Programming languages increasin...
Harry C. Li, Shriram Krishnamurthi, Kathi Fisler