Sciweavers

518 search results - page 52 / 104
» Accelerated Data-Flow Analysis
Sort
View
ICSE
2012
IEEE-ACM
13 years 12 days ago
Industrial application of concolic testing approach: A case study on libexif by using CREST-BV and KLEE
—As smartphones become popular, manufacturers such as Samsung Electronics are developing smartphones with rich functionality such as a camera and photo editing quickly, which acc...
Yunho Kim, Moonzoo Kim, Young Joo Kim, Yoonkyu Jan...
SIGSOFT
2009
ACM
15 years 10 months ago
SCA: a semantic conflict analyzer for parallel changes
Parallel changes are becoming increasingly prevalent in the development of large scale software system. To further study the relationship between parallel changes and faults, we h...
Danhua Shao, Sarfraz Khurshid, Dewayne E. Perry
SI3D
2010
ACM
15 years 4 months ago
Fast capacity constrained Voronoi tessellation
Lloyd relaxation is widely employed to generate point distribution for a variety of applications in computer graphics, computer vision, and image processing. However, Lloyd relaxa...
Hongwei Li, Diego Nehab, Li-Yi Weiy, Pedro V. Sand...
CODES
2005
IEEE
15 years 3 months ago
Comparing two testbench methods for hierarchical functional verification of a bluetooth baseband adaptor
The continuous improvement on the design methodologies and processes has made possible the creation of huge and very complex digital systems. Design verification is one of the mai...
Edgar L. Romero, Marius Strum, Wang Jiang Chau
FCCM
2011
IEEE
220views VLSI» more  FCCM 2011»
14 years 1 months ago
Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems
— This paper describes an architecture and FPGA synthesis toolchain for building specialized, energy-saving coprocessors called Irregular Code Energy Reducers (ICERs) for a wide ...
Manish Arora, Jack Sampson, Nathan Goulding-Hotta,...