Sciweavers

132 search results - page 14 / 27
» Adaptive Prefetching Technique for Shared Virtual Memory
Sort
View
111
Voted
HPCA
2012
IEEE
13 years 5 months ago
Staged Reads: Mitigating the impact of DRAM writes on DRAM reads
Main memory latencies have always been a concern for system performance. Given that reads are on the critical path for CPU progress, reads must be prioritized over writes. However...
Niladrish Chatterjee, Naveen Muralimanohar, Rajeev...
CASES
2007
ACM
15 years 1 months ago
Performance evaluation and optimization of dual-port SDRAM architecture for mobile embedded systems
Recently dual-port SDRAM (DPSDRAM) architecture tailored for dual-processor based mobile embedded systems has been announced where a single memory chip plays the role of the local...
Hoeseok Yang, Sungchan Kim, Hae-woo Park, Jinwoo K...
VMV
2000
206views Visualization» more  VMV 2000»
14 years 11 months ago
Extension of Incomplete 3D for Arbitrary Multi-View-Synthesis
The proposed approach is motivated by applications which allow user navigation and individual viewpoint specification in shared virtual environments with telepresence quality. In ...
Eddie Cooke, Oliver Schreer, Bernhard Pasewaldt, P...
DAC
2012
ACM
13 years 16 hour ago
A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC
Diverse IP cores are integrated on a modern system-on-chip and share resources. Off-chip memory bandwidth is often the scarcest resource and requires careful allocation. Two of t...
Min Kyu Jeong, Mattan Erez, Chander Sudanthi, Nige...
EUROSYS
2007
ACM
15 years 6 months ago
Adaptive control of virtualized resources in utility computing environments
Data centers are often under-utilized due to over-provisioning as well as time-varying resource demands of typical enterprise applications. One approach to increase resource utili...
Pradeep Padala, Kang G. Shin, Xiaoyun Zhu, Mustafa...