Sciweavers

562 search results - page 108 / 113
» Address Code and Arithmetic Optimizations for Embedded Syste...
Sort
View
144
Voted
SECON
2008
IEEE
15 years 11 months ago
UDAE: Universal Data Access Engine for Sensor Networks
—We present the design and implementation of UDAE, a Universal Data Access Engine for wireless sensor networks. The UDAE allows developers to access data both locally and over th...
Krisakorn Rerkrai, Janne Riihijärvi, Petri M&...
184
Voted
CODES
2004
IEEE
15 years 9 months ago
Power analysis of system-level on-chip communication architectures
For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumpti...
Kanishka Lahiri, Anand Raghunathan
146
Voted
ASPLOS
1989
ACM
15 years 9 months ago
Architecture and Compiler Tradeoffs for a Long Instruction Word Microprocessor
A very long instruction word (VLIW) processorexploits parallelism by controlling multiple operations in a single instruction word. This paper describes the architecture and compil...
Robert Cohn, Thomas R. Gross, Monica S. Lam, P. S....
188
Voted
SIGSOFT
2006
ACM
15 years 11 months ago
Bit level types for high level reasoning
Bitwise operations are commonly used in low-level systems code to access multiple data fields that have been packed into a single word. Program analysis tools that reason about s...
Ranjit Jhala, Rupak Majumdar
181
Voted
FPL
2004
Springer
144views Hardware» more  FPL 2004»
15 years 9 months ago
A Methodology for Energy Efficient FPGA Designs Using Malleable Algorithms
A recent trend towards integrating FPGAs with many heterogeneous components, such as memory systems, dedicated multipliers, etc., has made them an attractive option for implementin...
Jingzhao Ou, Viktor K. Prasanna