Sciweavers

317 search results - page 49 / 64
» An ASIP design methodology for embedded systems
Sort
View
GIS
2003
ACM
16 years 2 months ago
An efficient r-tree implementation over flash-memory storage systems
For many applications with spatial data management such as Geographic Information Systems (GIS), block-oriented access over flash memory could introduce a significant number of no...
Chin-Hsien Wu, Li-Pin Chang, Tei-Wei Kuo
VRML
1998
ACM
15 years 5 months ago
3D Product Presentation Online: The Virtual Design Exhibition
VRML offers a high potential for product presentation: Instead of regarding flat, static pictures, configurable and animated 3D models embedded in entertaining environments provid...
J. Dauner, Jürgen Landauer, E. Stimpfig, D. R...
DFT
2006
IEEE
203views VLSI» more  DFT 2006»
15 years 7 months ago
Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead
This paper describes a methodology of creating a built-in diagnostic system of a System on Chip and experimental results of the system application on the AT94K FPSLIC with cores d...
Ondrej Novák, Zdenek Plíva, Jiri Jen...
FDL
2007
IEEE
15 years 7 months ago
Mapping Actor-Oriented Models to TLM Architectures
Actor-oriented modeling approaches are convenient for implementing functional models of embedded systems. Architectural models for heterogeneous system-on-chip architectures, howe...
Jens Gladigau, Christian Haubelt, Bernhard Niemann...
FPL
2003
Springer
81views Hardware» more  FPL 2003»
15 years 6 months ago
Software Decelerators
This paper introduces the notion of a software decelerator, to be used in logic-centric system architectures. Functions are offloaded from logic to a processor, accepting a speed ...
Eric Keller, Gordon J. Brebner, Philip James-Roxby