Sciweavers

421 search results - page 51 / 85
» An Intelligent Parallel Loop Scheduling for Parallelizing Co...
Sort
View
MICRO
1998
IEEE
79views Hardware» more  MICRO 1998»
15 years 1 months ago
Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures
The inherent instruction-level parallelism (ILP) of current applications (specially those based on floating point computations) has driven hardware designers and compilers writers...
David López, Josep Llosa, Mateo Valero, Edu...
ISORC
2005
IEEE
15 years 3 months ago
On Real-Time Performance of Ahead-of-Time Compiled Java
One of the main challenges in getting acceptance for safe object-oriented languages in hard real-time systems is to combine automatic memory management with hard real-time constra...
Anders Nilsson, Sven Gestegard Robertz
IPPS
2007
IEEE
15 years 3 months ago
Improving Scalability of OpenMP Applications on Multi-core Systems Using Large Page Support
Modern multi-core architectures have become popular because of the limitations of deep pipelines and heating and power concerns. Some of these multi-core architectures such as the...
Ranjit Noronha, Dhabaleswar K. Panda
TRANSCI
2008
108views more  TRANSCI 2008»
14 years 9 months ago
Per-Seat, On-Demand Air Transportation Part II: Parallel Local Search
The availability of relatively cheap small jet aircrafts suggests a new air transportation business: dial-a-flight, an on-demand service in which travelers call a few days in adva...
Daniel G. Espinoza, R. Garcia, Marcos Goycoolea, G...
DATE
2010
IEEE
183views Hardware» more  DATE 2010»
15 years 2 months ago
Multithreaded code from synchronous programs: Extracting independent threads for OpenMP
—Synchronous languages offer a deterministic model of concurrency at the level of actions. However, essentially all compilers for synchronous languages compile these actions into...
Daniel Baudisch, Jens Brandt, Klaus Schneider