Sciweavers

3156 search results - page 182 / 632
» An address translation simulator
Sort
View
168
Voted
SEUS
2010
IEEE
15 years 6 days ago
Crash Recovery in FAST FTL
NAND flash memory is one of the non-volatile memories and has been replacing hard disk in various storage markets from mobile devices, PC/Laptop computers, even to enterprise serv...
Sungup Moon, Sang-Phil Lim, Dong-Joo Park, Sang-Wo...
WSC
2004
15 years 3 months ago
Implementing the High Level Architecture in the Virtual Test Bed
The Virtual Test Bed (VTB) is a prototype of a virtual engineering environment to study operations of current and future space vehicles, spaceports, and ranges. The HighLevel Arch...
José A. Sepúlveda, Luis C. Rabelo, J...
WSC
1998
15 years 3 months ago
Applying Temporal Databases to HLA Data Collection and Analysis
The High Level Architecture (HLA) for distributed simulations was proposed by the Defense Modeling and Simulation Office of the Department of Defense (DOD) in order to support int...
Thom McLean, Leo Mark, Margaret L. Loper, David Ro...
ISBI
2008
IEEE
16 years 2 months ago
Invariant 3D spharm features for characterizing fMRI activations in ROIs while minimizing effects of intersubject anatomical var
Spatial patterns of activation statistics within anatomically-defined regions of interest (ROIs) in functional magnetic resonance imaging (fMRI) data were recently shown to be sen...
Ashish Uthama, Rafeef Abugharbieh, Samantha J. Pal...
MOBIHOC
2008
ACM
16 years 1 months ago
Routing in a cyclic mobispace
A key challenge of routing in delay tolerant networks (DTNs) is to find routes that have high delivery rates and low endto-end delays. When oracles are not available for future co...
Cong Liu, Jie Wu