Sciweavers

    93 search results - page 1 / 19
    » Analysis of checksum-based execution schemes for pipelined p...
    Sort
    View
    IPPS
    2006
    IEEE
    150views Distributed And Parallel Com...» more  IPPS 2006»
    Analysis of checksum-based execution schemes for pipelined processors
    14 years 3 months ago
    Analysis of checksum-based execution schemes for pipelined processors
    Download  pv.fernuni-hagen.de
    The performance requirements for contemporary microprocessors are increasing as rapidly as their number of applications grows. By accelerating the clock, performance can be gained...
    Bernhard Fechner
    claim paper
    Read More »
    RTCSA
    1999
    IEEE
    103views Embedded Systems» more  RTCSA 1999»
    Pipeline Timing Analysis Using a Trace-Driven Simulator
    14 years 2 months ago
    Pipeline Timing Analysis Using a Trace-Driven Simulator
    Download  www.engbloms.se
    In this paper we present a technique for Worst-Case Execution Time WCET analysis for pipelined processors. Our technique uses a standard simulator instead of special-purpose pipel...
    Jakob Engblom, Andreas Ermedahl
    claim paper
    Read More »
    MICRO
    1993
    IEEE
    127views Hardware» more  MICRO 1993»
    An extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors
    14 years 2 months ago
    An extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors
    Download  cadal.cse.nsysu.edu.tw
    The conventional classification of inter-instruction dependencies (data, anti and output dependencies) provides a basic scheme for the analysis of pipeline hazards in pipelined in...
    Ing-Jer Huang, Alvin M. Despain
    claim paper
    Read More »
    RTS
    2006
    129views more  RTS 2006»
    Modeling out-of-order processors for WCET analysis
    13 years 9 months ago
    Modeling out-of-order processors for WCET analysis
    Download  www.comp.nus.edu.sg
    Estimating the Worst Case Execution Time (WCET) of a program on a given processor is important for the schedulability analysis of real-time systems. WCET analysis techniques typic...
    Xianfeng Li, Abhik Roychoudhury, Tulika Mitra
    claim paper
    Read More »
    JSA
    2008
    142views more  JSA 2008»
    A Java processor architecture for embedded real-time systems
    13 years 9 months ago
    A Java processor architecture for embedded real-time systems
    Download  www.jopdesign.com
    Architectural advancements in modern processor designs increase average performance with features such as pipelines, caches, branch prediction, and out-of-order execution. However...
    Martin Schoeberl
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.