206 search results - page 13 / 42 » Analysis of the solution phase of a parallel multifrontal ap... |
98
Voted
ETS
2007
IEEE
15 years 8 months ago
2007
IEEE
An efficient on-chip infrastructure for memory test and repair is crucial to enhance yield and availability of SoCs. Therefore embedded memories are commonly equipped with spare r...
101
Voted
IPPS
2007
IEEE
15 years 8 months ago
2007
IEEE
The processing power and memory capacity of independent and heterogeneous parallel machines can be combined to form a single parallel system that is more powerful than any of its ...
101
Voted
HPCA
2003
IEEE
16 years 2 months ago
2003
IEEE
Due to cost, time, and flexibility constraints, simulators are often used to explore the design space when developing a new processor architecture, as well as when evaluating the ...
110
click to vote
ISPA
2004
Springer
15 years 7 months ago
2004
Springer
Abstract. Current solutions for fault-tolerance in HPC systems focus on dealing with the result of a failure. However, most are unable to handle runtime system configuration change...
104
Voted
ICIP
2009
IEEE
16 years 2 months ago
2009
IEEE
We have established a novel control system for combining the parallel execution of deterministic and non-deterministic medical imaging applications on a single platform, sharing t...