2204 search results - page 227 / 441 » Analyzing architectural styles |
133
click to vote
DAC
1997
ACM
15 years 4 months ago
1997
ACM
This paper describes a new design methodology to analyze the on-chip power supply noise for high performance microprocessors. Based on an integrated package-level and chip-level p...
90
Voted
ICMCS
1996
IEEE
15 years 4 months ago
1996
IEEE
In this paper, we investigate the suitability of clustered architectures for designing scalable multimedia servers. Specifically, we evaluate the effects of: (i) architectural des...
84
Voted
DAC
1996
ACM
15 years 4 months ago
1996
ACM
Abstract-- It is impractical to verify multiplier or divider circuits entirely at the bit-level using ordered Binary Decision Diagrams (BDDs), because the BDD representations for t...
DAC
1996
ACM
15 years 4 months ago
1996
ACM
In this paper, we present the rst chip-level electrothermal simulator, iCET. For a given chip layout, packaging material, user-speci ed input signal patterns, and thermal boundar...
117
Voted
DAC
1996
ACM
15 years 4 months ago
1996
ACM
-- This paper presents an efficient method for the timing verification of concurrent systems, modeled as labeled Timed Petri nets. The verification problems we consider require us ...