Sciweavers

3171 search results - page 124 / 635
» Application of Reduce Order Modeling to Time Parallelization
Sort
View
IPPS
2007
IEEE
15 years 9 months ago
Real-Time Distributed Scheduling of Precedence Graphs on Arbitrary Wide Networks
Previous work on scheduling dynamic competitive jobs is focused on multiprocessors configurations. This paper presents a new distributed dynamic scheduling scheme for sporadic re...
Franck Butelle, Mourad Hakem, Lucian Finta
IPPS
2000
IEEE
15 years 7 months ago
A Framework for Embedded Real-Time System Design
This paper describes a framework for parametric analysis of real-time systems based on process algebra. The Algebra of Communicating Shared Resources ACSR has been extended to AC...
Jin-Young Choi, Hee-Hwan Kwak, Insup Lee
FCCM
2005
IEEE
124views VLSI» more  FCCM 2005»
15 years 9 months ago
Parallel Hardware Implementation of Cellular Learning Automata Based Evolutionary Computing (CLA-EC) on FPGA
The CLA-EC is a model obtained by combining the concepts of cellular learning automata and evolutionary algorithms. The parallel structure of the CLA-EC makes it suitable for hard...
Arash Hariri, Reza Rastegar, Morteza Saheb Zamani,...
JRTIP
2008
118views more  JRTIP 2008»
15 years 3 months ago
Custom parallel caching schemes for hardware-accelerated image compression
Abstract In an effort to achieve lower bandwidth requirements, video compression algorithms have become increasingly complex. Consequently, the deployment of these algorithms on Fi...
Su-Shin Ang, George A. Constantinides, Wayne Luk, ...
FMICS
2006
Springer
15 years 7 months ago
Test Coverage for Loose Timing Annotations
Abstract. The design flow of systems-on-a-chip (SoCs) identifies several abstraction levels higher than the Register-Transfer-Level that constitutes the input of the synthesis tool...
Claude Helmstetter, Florence Maraninchi, Laurent M...