Sciweavers

3171 search results - page 181 / 635
» Application of Reduce Order Modeling to Time Parallelization
Sort
View
135
Voted
IPPS
1999
IEEE
15 years 7 months ago
An Adaptive, Fault-Tolerant Implementation of BSP for JAVA-Based Volunteer Computing Systems
Abstract. In recent years, there has been a surge of interest in Javabased volunteer computing systems, which aim to make it possible to build very large parallel computing network...
Luis F. G. Sarmenta
140
Voted
ISORC
2000
IEEE
15 years 8 months ago
Architecture, Design Methodology, and Component-Based Tools for a Real-Time Inspection System
We describe a real-time, component-based system for an inspection application. We chose the inspection application and the accompanying task (or scenario) so that we might fully e...
John Albert Horst
100
Voted
MICRO
2006
IEEE
132views Hardware» more  MICRO 2006»
15 years 9 months ago
Scalable Cache Miss Handling for High Memory-Level Parallelism
Recently-proposed processor microarchitectures for high Memory Level Parallelism (MLP) promise substantial performance gains. Unfortunately, current cache hierarchies have Miss-Ha...
James Tuck, Luis Ceze, Josep Torrellas
128
Voted
HYBRID
2003
Springer
15 years 8 months ago
On the Application of Hybrid Control to CPU Reservations
Abstract. An important class of soft real-time applications require dynamic allocation of computational resources in order to comply with their quality of service (QoS) requirement...
Luigi Palopoli, Luca Abeni, Giuseppe Lipari
114
Voted
IPPS
2007
IEEE
15 years 10 months ago
Radiation Hardened Coarse-Grain Reconfigurable Architecture for Space Applications
Technology trends are such that single event effects (SEE)are likely to become even more of a concern for the future. Decreasing feature sizes, lower operating voltage, and higher...
Sajid Baloch, Tughrul Arslan, Adrian Stoica