Sciweavers

4764 search results - page 618 / 953
» Applications of Error-Control Coding
Sort
View
IPPS
2008
IEEE
15 years 11 months ago
Towards effective automatic parallelization for multicore systems
The ubiquity of multicore processors in commodity computing systems has raised a significant programming challenge for their effective use. An attractive but challenging approach...
Uday Bondhugula, Muthu Manikandan Baskaran, Albert...
DATE
2007
IEEE
134views Hardware» more  DATE 2007»
15 years 11 months ago
Non-fractional parallelism in LDPC decoder implementations
Because of its excellent bit-error-rate performance, the Low-Density Parity-Check (LDPC) decoding algorithm is gaining increased attention in communication standards and literatur...
John Dielissen, Andries Hekstra
DSD
2007
IEEE
178views Hardware» more  DSD 2007»
15 years 11 months ago
An Efficient Intra Prediction Hardware Architecture for H.264 Video Decoding
In this paper, we present an efficient hardware architecture for real-time implementation of intra prediction algorithm used in H.264 / MPEG4 Part 10 video coding standard. The ha...
Esra Sahin, Ilker Hamzaoglu
IPPS
2007
IEEE
15 years 11 months ago
A Study of Design Efficiency with a High-Level Language for FPGAs
Over the years reconfigurable computing devices such as FPGAs have evolved from gate-level glue logic to complex reprogrammable processing architectures. However, the tools used f...
Zain-ul-Abdin, Bertil Svensson
136
Voted
ISCAS
2007
IEEE
181views Hardware» more  ISCAS 2007»
15 years 11 months ago
Image Compression using 2D Dual-tree Discrete Wavelet Transform (DDWT)
—In this paper, we investigate image compression using 2D Dual-tree Discrete Wavelet Transform (DDWT), which is an overcomplete transform with direction-selective basis functions...
Jing-Yu Yang, Wenli Xu, Qionghai Dai, Yao Wang