Sciweavers

23436 search results - page 61 / 4688
» Architecture
Sort
View
VLSID
1997
IEEE
106views VLSI» more  VLSID 1997»
15 years 10 months ago
Low-Power Configurable Processor Array for DLMS Adaptive Filtering
I n this paper, we first present a pipelined delayed least mean square (DLMS) adaptive filter architecture whose power dissipation meets a specified budget. This low-power archite...
S. Ramanathan, V. Visvanathan
ASAP
2006
IEEE
119views Hardware» more  ASAP 2006»
15 years 7 months ago
From Bit Level Systolic Arrays to HDTV Processor Chips
The paper starts presents the work initially carried out by Queen's University and RSRE (now Qinetiq) in the development of advanced architectures and microchips based on sys...
John V. McCanny, Roger F. Woods, John G. McWhirter
DAC
2001
ACM
16 years 6 months ago
On-Chip Communication Architecture for OC-768 Network Processors
Faraydon Karim, Anh Nguyen, Sujit Dey, Ramesh R. R...
DAC
2005
ACM
16 years 6 months ago
Floorplan-aware automated synthesis of bus-based communication architectures
Sudeep Pasricha, Nikil D. Dutt, Elaheh Bozorgzadeh...
HPCA
2001
IEEE
16 years 6 months ago
Quantifying the Impact of Architectural Scaling on Communication
Taliver Heath, Samian Kaur, Richard P. Martin, Thu...