4287 search results - page 263 / 858 » Assessing Architectural Complexity |
174
click to vote
HPCA
2011
IEEE
14 years 9 months ago
2011
IEEE
Traditional architectural designs are normally focused on CPUs and have been often decoupled from I/O considerations. They are inefficient for high-speed network processing with a...
181
click to vote
DAC
2011
ACM
14 years 5 months ago
2011
ACM
As transistor dimensions continue to scale deep into the nanometer regime, silicon reliability is becoming a chief concern. At the same time, transistor counts are scaling up, ena...
151
click to vote
HPCA
2007
IEEE
16 years 6 months ago
2007
IEEE
Chip multiprocessors with multiple simpler cores are gaining popularity because they have the potential to drive future performance gains without exacerbating the problems of powe...
153
click to vote
HPCA
2005
IEEE
16 years 6 months ago
2005
IEEE
This paper studies the impact of L2 cache sharing on threads that simultaneously share the cache, on a Chip Multi-Processor (CMP) architecture. Cache sharing impacts threads non-u...
219
click to vote
LANOMS
2007
IEEE
15 years 12 months ago
2007
IEEE
—Recently there is a growing interest in accessing network measurement and status data across multiple domains, in order to detect eventual network problems which can hinder the ...