914 search results - page 66 / 183 » Assessing the performance limits of parallelized near-thresh... |
112
Voted
PPOPP
2006
ACM
15 years 6 months ago
2006
ACM
Recently, the high-performance computing community has realized that power is a performance-limiting factor. One reason for this is that supercomputing centers have limited power ...
HPCA
2008
IEEE
16 years 27 days ago
2008
IEEE
A microprocessor's performance is fundamentally limited by the rate at which it can resolve branch mispredictions. Control independence (CI) architectures look for useful con...
110
Voted
IPPS
2002
IEEE
15 years 5 months ago
2002
IEEE
Tabling or memoing is a technique where one stores intermediate answers to a problem so that they can be reused in further calls. Tabling is of interest to logic programming becau...
110
Voted
ICS
1999
Tsinghua U.
15 years 4 months ago
1999
Tsinghua U.
Instruction scheduling is an important compiler technique for exploiting more instruction-level parallelism (ILP) in high-performance microprocessors, and in this paper, we study ...
ICPP
2005
IEEE
15 years 6 months ago
2005
IEEE
We consider the filter decomposition problem in supporting coarse-grained pipelined parallelism. This form of parallelism is suitable for data-driven applications in scenarios wh...